Per ulteriori informazioni selezionare i riferimenti di interesse.
Interconnect sizing and spacing with consideration of coupling capacitance
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Interconnect layout optimization under higher order RLC model for MCM designs
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits
IEEE TRANSACTIONS ON ELECTRON DEVICES
Regaining lost time: Adult aging and the effect of time restoration on recall of time-compressed speech
PSYCHOLOGY AND AGING
PERFORMANCE OPTIMIZATION OF VLSI INTERCONNECT LAYOUT
Integration
DERMATOFIBROSARCOMA PROTUBERANS
International journal of dermatology
PATCH TEST AUDIT - ARE WE DOING MORE THAN WE NEED TO
Contact dermatitis