Catalogo Articoli (Spogli Riviste)

OPAC HELP

Titolo:
Dynamically programmable parallel processor (DPPP): A novel reconfigurablearchitecture with simple program interface
Autore:
Tan, BK; Yashimura, R; Matsuoka, T; Taniguchi, K;
Indirizzi:
Osaka Univ, Fac Engn, Suita, Osaka 5650871, Japan Osaka Univ Suita Osaka Japan 5650871 ac Engn, Suita, Osaka 5650871, Japan
Titolo Testata:
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS
fascicolo: 11, volume: E84D, anno: 2001,
pagine: 1521 - 1527
SICI:
0916-8532(200111)E84D:11<1521:DPPP(A>2.0.ZU;2-R
Fonte:
ISI
Lingua:
ENG
Keywords:
CDMA bus; parallel processing; interconnection topology; routing flexibility; fault tolerant;
Tipo documento:
Article
Natura:
Periodico
Settore Disciplinare:
Engineering, Computing & Technology
Citazioni:
14
Recensione:
Indirizzi per estratti:
Indirizzo: Tan, BK Osaka Univ, Fac Engn, 2-2 Yamadaoka, Suita, Osaka 5650871, Japan Osaka Univ 2-2 Yamadaoka Suita Osaka Japan 5650871 5650871, Japan
Citazione:
B.K. Tan et al., "Dynamically programmable parallel processor (DPPP): A novel reconfigurablearchitecture with simple program interface", IEICE T INF, E84D(11), 2001, pp. 1521-1527

Abstract

This paper describes a new architecture-based microprocessor, a dynamically programmable parallel processor (DPPP), that consists of large numbers ofsimplified ALUs (sALU) as processing blocks. All sALUs are interconnected via a code division multiple-access bus interface that provides complete routing flexibility by establishing connections virtually through code-matching instead of physical wires. This feature is utilized further to achieve high parallelism and fault tolerance. High fault tolerance is realized without the limitations of conventional fabrication-based techniques nor providing spare elements. Another feature of the DPPP is its simple programmability, as it can be configured by compiling numerical formula input using the provided user auto-program interface. A prototype chip based on the proposedarchitecture has been implemented on a 4.5 mm x 4.5 mm chip using 0.6 mum CMOS process.

ASDD Area Sistemi Dipartimentali e Documentali, Università di Bologna, Catalogo delle riviste ed altri periodici
Documento generato il 14/07/20 alle ore 05:48:59