Catalogo Articoli (Spogli Riviste)

OPAC HELP

Titolo:
Effects of design options on the implementation of a chip multiprocessor
Autore:
Lee, SW; Song, YS; Cho, KS; Kim, SW; Oh, HC; Kim, SN; Park, K; Han, WJ;
Indirizzi:
Korea Univ, Dept Elect Engn, ASIC Lab, Seoul 136701, South Korea Korea Univ Seoul South Korea 136701 ASIC Lab, Seoul 136701, South Korea Korea Univ, Dept Informat Engn, Parallel Computat Lab, Seoul 136701, SouthKorea Korea Univ Seoul South Korea 136701 mputat Lab, Seoul 136701, SouthKorea Elect & Telecommun Res Inst, Comp Syst Res Dept, Daejon 305350, South Korea Elect & Telecommun Res Inst Daejon South Korea 305350 05350, South Korea
Titolo Testata:
JOURNAL OF THE KOREAN PHYSICAL SOCIETY
fascicolo: 1, volume: 39, anno: 2001,
pagine: 172 - 178
SICI:
0374-4884(200107)39:1<172:EODOOT>2.0.ZU;2-8
Fonte:
ISI
Lingua:
ENG
Soggetto:
CACHE;
Tipo documento:
Article
Natura:
Periodico
Settore Disciplinare:
Physical, Chemical & Earth Sciences
Citazioni:
10
Recensione:
Indirizzi per estratti:
Indirizzo: Lee, SW Korea Univ, Dept Elect Engn, ASIC Lab, Seoul 136701, South Korea Korea Univ Seoul South Korea 136701 b, Seoul 136701, South Korea
Citazione:
S.W. Lee et al., "Effects of design options on the implementation of a chip multiprocessor", J KOR PHYS, 39(1), 2001, pp. 172-178

Abstract

This paper addresses the effects of design options on the cost and the performance of CMPs (chip multiprocessors) with a shared L2 cache. The design options we consider include the instruction-issue rates of the processors and the sizes of the internal caches. We focus our study more on implementation issues rather than architectural perspectives. We model ail the functional blocks of the CMPs in hardware description language and estimate their cost/performance by using a program-driven simulator developed for this study. Realistic parameters for current technologies are used in the CPU/memory-system simulation models. Our results show that clustering four CPUs withsingle issue, integrating a 4-kbyte L1 cache and a 128-kbyte L2 cache, could be the best choice for the technologies considered.

ASDD Area Sistemi Dipartimentali e Documentali, Università di Bologna, Catalogo delle riviste ed altri periodici
Documento generato il 30/09/20 alle ore 08:06:33