Catalogo Articoli (Spogli Riviste)

OPAC HELP

Titolo:
A high-efficiency CMOS Class-B push-pull power amplifier for code-division-multiple-access cellular system
Autore:
Yokoyama, M; Saito, T; Tachibana, R; Morimoto, A; Masu, K; Tsubouchi, K;
Indirizzi:
Tohoku Univ, Elect Commun Res Inst, Aoba Ku, Sendai, Miyagi 9808577, JapanTohoku Univ Sendai Miyagi Japan 9808577 Ku, Sendai, Miyagi 9808577, Japan
Titolo Testata:
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS
fascicolo: 4B, volume: 39, anno: 2000,
pagine: 2463 - 2467
SICI:
0021-4922(200004)39:4B<2463:AHCCPP>2.0.ZU;2-G
Fonte:
ISI
Lingua:
ENG
Soggetto:
VOLTAGE; FET;
Keywords:
silicon power amplifier; CDMA cellular system; push-pull circuits; high-efficiency linear amplifier; RF-CMOS design; drain bias control;
Tipo documento:
Article
Natura:
Periodico
Settore Disciplinare:
Physical, Chemical & Earth Sciences
--discip_EC--
Citazioni:
10
Recensione:
Indirizzi per estratti:
Indirizzo: Yokoyama, M Tohoku Univ, Elect Commun Res Inst, Aoba Ku, Katahira 2-1-1, Sendai, Miyagi 9808577, Japan Tohoku Univ Katahira 2-1-1 Sendai Miyagi Japan9808577 , Japan
Citazione:
M. Yokoyama et al., "A high-efficiency CMOS Class-B push-pull power amplifier for code-division-multiple-access cellular system", JPN J A P 1, 39(4B), 2000, pp. 2463-2467

Abstract

A silicon Class-B complementary pus h-pull power amplifier for a code-division-multiple-access IS-95 cellular system has been proposed for the first time. 0.8-mu m complementary metal-oxide-semiconductor (CMOS) devices are fabricated and evaluated using RF measurement and simulation. The RF-CMOS balanced design between n- and p-MOS devices has been investigated. From RF simulation, a power-added efficiency (PAE) of over 60% at an input power of 5 dBm and an adjacent-channel-power-ratio of -42 dBe are obtained. It is found that both high efficiency and high linearity are obtained using the RF-CMOS balanced design with optimized channel length and width. Furthermore, drain voltage control for IS-95 criteria has been proposed in addition to the balanced design. The overall PAE, which is defined as the PAE multipliedby the probability distribution function of the used power-level and integrated over the entire used power range, has been improved up to 49%.

ASDD Area Sistemi Dipartimentali e Documentali, Università di Bologna, Catalogo delle riviste ed altri periodici
Documento generato il 03/07/20 alle ore 21:49:00